

# RVT70HSMFWN00

# IPS MIPI 7.0" LCD TFT DATASHEET

Rev.1.3 2024-01-31

ІТЕМ	CONTENTS	UNIT
LCD Type	TFT/Transmissive/Normally Black/IPS	/
Size	7.0	Inch
Viewing Direction	Free	/
Outside Dimensions (W x H x D)	181.60 x 100.60 x 6.23	mm
Active Area (W x H)	154.21 x 85.92	mm
Pixel Pitch (W x H)	0.1506 x 0.1432	mm
Resolution	1024 (RGB) x 600	/
Brightness	1000	cd/m²
LCD Interface Type	MIPI	/
Color Depth	16.7 M	/
Pixel Arrangement	RGB Vertical Stripe	/
LCD Driver	EK79007AD3+EK73217BCGA	/
With/Without Touch	Without Touch Panel	/
Weight	180	g

Note 1: RoHS3 compliant

Note 2: LCM weight tolerance: ± 5%.



### **1. REVISION RECORD**

REV NO.	REV DATE	CONTENTS	REMARKS
1.0	2021-05-28	Initial Release	
1.1	2021-09-02	Updating New Template	
1.2	2023-02-23	Update the chapter of Initialization code. Delete <i>Generic_Short_Write_1P(0x87,0x5A)</i> ; Add timing characteristic table	
1.3	2024-01-31	Added chapter 11.3 MIPI-DSI timings.	



### **2. CONTENTS**

1.	REVISION RECORD	2
2.	CONTENTS	3
3.	MODULE CLASSIFICATION INFORMATION	4
4.	ASSEMBLY GUIDE	5
4	.1 Mounting frame	5
5.	MODULE DRAWING	6
6.	ABSOLUTE MAXIMUM RATINGS	7
7.	ELECTRICAL CHARACTERISTICS	7
8.	BACKLIGHT ELECTRICAL CHARACTERISTICS	7
9.	ELECTRO-OPTICAL CHARACTERISTICS	8
10.	INTERFACE DESCRIPTION	
10	0.1 TFT assignment	
11.		12
1	1.1 Input timing table	12
1	1.2 Input timing diagram	13
1	1.3 MIPI-DSI timings	13
1	1.4 Low power transmitter AC characteristic	14
1	1.5 High speed transmission	15
1	<b>1.6</b> High speed clock transmission	
1	1.7 High speed data transmission in bursts	
12.	INITIALIZATION CODE	17
13.	INSPECTION	
1:	3.1 Inspection condition	
1.	3.2 Inspection standard	
14.	RELIABILITY TEST	
15.	LEGAL INFORMATION	21



# **3. MODULE CLASSIFICATION INFORMATION**

									00
1.	2.	3.	4.	5.	6.	7.	8.	9.	10.

NO.	PARAMETER	SYMBOL
1.	BRAND	RV – Riverdi
2.	PRODUCT TYPE	T – TFT Standard
3.	DISPLAY SIZE	70 – 7.0"
4.	MODEL SERIAL NO.	H – High Brightness, IPS
5.	RESOLUTION	S – 1024 x 600 px
6.	INTERFACE	M – MIPI
7.	FRAME	F – With Mounting Metal Frame
8.	BACKLIGHT TYPE	W – LED White
9.	TOUCH PANEL	N – Without Touch Panel
10.	VERSION	00 – (00-99)





### **4. ASSEMBLY GUIDE**

#### **4.1** Mounting frame

For dimensions 3.5", 4.3", 5.0", 7.0" and 10.1" the product with mounting frame version is available. Thanks to the four catches attached to the side, frame provides strong assembly to the surface by mounting element (like the screw, see Figure 1). The frames are specially designed to fit Riverdi products perfectly. The diameter of the mounting hole is 3.5mm.

Figure 1. Mounting frame







## **6. ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	MIN	MAX	UNIT
Power for Circuit Driving	VDD	-0.3	+4.6	V
Operating Temperature	T <sub>OP</sub>	-20	70	°C
Storage Temperature	T <sub>ST</sub>	-30	80	°C
Storage Humidity (@ 25 ± 5°C)	H <sub>ST</sub>	10	-	% RH
Operating Ambient Humidity (@ $25 \pm 5^{\circ}$ C)	H <sub>OP</sub>	10	-	% RH

Operating Ambient Humidity (@  $25 \pm 5^{\circ}$ C)H\_{OP}10-% RHNote. The above are maximum values. If exceeded, they may cause permanent damage to<br/>the unit.

# 7. ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage for Module	VDD	2.6	3.3	3.6	V
Digital Power Current	IDD	-	30	45	mA
Logic Input Signal Voltage	VIH	0.7VDD	-	VDD	V
Logic Input Signal Voltage	VIL	0	-	0.3VDD	V

### **8. BACKLIGHT ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Backlight Driving Voltage	VF	9.0	9.6	10.2	V
Backlight Driving Current	IF	-	270	315	mA
Backlight Power	WBL		2592	_	mW
Consumption	VVDL	-	2392	-	11177
Lifetime	-	-	50,000	-	

**Note.** Operating life means the period in which the LED brightness goes down to 50% of the initial brightness. Typical operating lifetime is the estimated parameter.



### 9. ELECTRO-OPTICAL CHARACTERISTICS

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 500mm from the LCD surface at a viewing angle of  $\Phi$  and  $\theta$  equal to 0°.

ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	RMK	NOTE
Response Time	Tr+Tf		-	35	-	ms	FIG 2.	4
Contrast Ratio	Cr	θ=O°	-	800	-		FIG 3.	1
Luminance Uniformity	δ WHITE	ø=0° Ta=25 °C	-	75	-	%	FIG 3.	3
Surface Luminance	Lv	14-25 C	-	1000	-	cd/m2	FIG 3.	2
		ø = 90°	-	85	-	deg	FIG 4.	6
Viewing Angle	θ	ø = 270°	-	85	-	deg	FIG 4.	
Range		ø = 0°	-	85	-	deg	FIG 4.	
		ø = 180°	-	85	-	deg	FIG 4.	
	Rx		0.578	0.618	0.658	-		
	Ry		0.489	0.329	0.369	-		
	Gx	0-00	0.376	0.416	0.456	-		
CIE (x, y)	Gy	θ=0° ø=0°	0.493	0.533	0.573	-	FIG 3.	5
Chromaticity	Bx	Ta=25 °C	0.071	0.111	0.151	-	FIU J.	5
	Ву	1a-25 C	0.108	0.148	0.188	-		
	Wx		0.270	0.310	0.350	-		
	Wy		0.290	0.330	0.370	-		

**Note 1.** Contrast Ratio (CR) is defined mathematically as below, for more information see Figure 3.

Contrast Ratio =  $\frac{\text{Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Average Surface Luminance with all black pixels (P1, P2, P3, P4, P5)}}$ 

**Note 2.** Surface luminance is the LCD surface from the surface with all pixels displaying white. For more information see Figure 3.

Lv = Average Surface Luminance with all white pixels (P1, P2, P3, P4, P5)

**Note 3.** The uniformity in surface luminance  $\delta$  WHITE is determined by measuring luminance at each test position 1 through 5, and then dividing the minimum luminance of 5 points luminance by maximum luminance of 5 points luminance. For more information see Figure 3.

$$\delta \text{ WHITE } = \frac{\text{Minimum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}{\text{Maximum Surface Luminance with all white pixels (P1, P2, P3, P4, P5)}}$$

**Note 4.** Response time is the time required for the display to transition from white to black (Rise Time, Tr) and from black to white (Decay Time, Tf). For additional information see Figure 2. The test equipment is Autronic-Melchers's ConoScope series.

**Note 5.** CIE (x, y) chromaticity, the x, y value is determined by measuring luminance at each test position 1 through 5, and then make average value.



**Note 6.** Viewing angle is the angle at which the contrast ratio is greater than 2. For TFT module the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to LCD surface. For more information see Figure 4.

**Note 7.** For viewing angle and response time testing, the testing data is based on Autronic-Melchers's ConoScope series. Instruments for Contrast Ratio, Surface Luminance, Luminance Uniformity, CIE the test data is based on TOPCON's BM-5 photo detector.







Figure 3. Measuring method for Contrast ratio, surface luminance, Luminance uniformity, CIE (x, y) chromaticity









# **10. INTERFACE DESCRIPTION**


### **10.1 TFT assignment**

1   NC   -   No connection     2   VDD   P   Power supply 3.3V     3   VDD   P   Power supply 3.3V     4   NC   -   No connection     5   RESET   1   Global reset pin. Active low to enter reset state.   NOTE 1     6   STBVB   1   STBVB=0, timing control, source driver will turn off     7   GND   P   Ground   -     8   DON   I/O   Negative MIPI differential data input   -     9   DOP   I/O   Negative MIPI differential data input   -     10   GND   P   Ground   -   -     11   DIN   I/O   Negative MIPI differential data input   -   -     12   DIP   I/O   Negative MIPI differential data input   -   -     13   GND   P   Ground   -   -   -     14   D2N   I/O   Negative MIPI differential data input   -   -   -     16   GND   P   Ground   -   -   -   <	PIN NO.	SYMBOL	I/O	DESCRIPTION	NOTE
3   VDD   P   Power supply 3.3V     4   NC   -   No connection     5   RESET   I   Global reset pin. Active low to enter reset state.   NOTE 1     6   STBYB   I   STBYB-1, normal operation. STBYB-0, timing control, source driver will turn off      7   GND   P   Ground      8   DON   I/O   Negative MIPI differential data input      9   DOP   I/O   Positive MIPI differential data input      10   GND   P   Ground      11   DIN   I/O   Negative MIPI differential data input      12   DIP   I/O   Positive MIPI differential data input      13   GND   P   Ground       14   D2N   I/O   Negative MIPI differential data input       15   D2P   I/O   Positive MIPI differential clock input       18   DCLKP   I/O   Positive MIPI differential data input       20   D3N   I/O   Ne	1	NC	-	No connection	
4   NC   -   No connection     5   RESET   I   Clobal reset pin. Active low to enter reset state.   NOTE 1     6   STBYB   I   STBYB   Internally pull-up,     6   STBYB   I   STBYB=0, inming control, source driver will turn off     7   GND   P   Ground	2	VDD	Р	Power supply 3.3V	
5 RESET I Global reset pin. Active low to enter reset state. NOTE 1   6 STBYB I Internally pull-up, Internally pull-up,   7 GND P Ground Image: Control, source driver will turn off   7 GND P Ground Image: Control, source driver will turn off   9 DON I/O Negative MIPI differential data input Image: Control, Source driver will turn off   10 GND P Ground Image: Control, Source driver will turn off   11 DIN I/O Negative MIPI differential data input Image: Control, Source driver will turn off   12 DIP I/O Negative MIPI differential data input Image: Control, Source driver will turn off   13 GND P Ground Image: Control, Source driver will turn off   14 D2N I/O Negative MIPI differential data input Image: Control, Source driver will turn off   15 D2P I/O Negative MIPI differential clock input Image: Control, Source driver will will differential data input   16 GND P Ground Image: Control,	3	VDD	Р	Power supply 3.3V	
6STBYBInternally pull-up, STBYB=0, timing control, source driver will turn off7GNDPGround9DOPI/ONegative MIPI differential data input9DOPI/OPositive MIPI differential data input10GNDPGround11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/ONegative MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NCNc connection24NCNc connection25GNDPGround26NCNc connection27NCNc connection28NCNc connection30GNDPGround31LED-PLED Cathode32LED-PLED Cathode33L/RILeft/Right display control, internally pull-down35NCNc connection36 <td< td=""><td>4</td><td>NC</td><td>-</td><td>No connection</td><td></td></td<>	4	NC	-	No connection	
6STBYBISTBYB=1, normal operation. STBYB=0, timing control, source driver will turn off7GNDPGround8DONI/ONegative MIPI differential data input9DOPI/OPositive MIPI differential data input10GNDPGround11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection33LED-PLED Cathode34LED-PLED Cathode <td< td=""><td>5</td><td>RESET</td><td>I</td><td>Global reset pin. Active low to enter reset state.</td><td>NOTE 1</td></td<>	5	RESET	I	Global reset pin. Active low to enter reset state.	NOTE 1
Image: start of the start of	C				
8DONI/ONegative MIPI differential data input9DOPI/OPositive MIPI differential data input10GNDPGround11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/ONegative MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection30GNDPGround31LED-PLED Cathode32LED-PLED Cathode33L/RILeff/Right display control, internally pull-up34U/DIUp/Down display control, internally pull-down35NC-No connection36NC- <t< td=""><td>6</td><td>SIBIR</td><td>1</td><td></td><td></td></t<>	6	SIBIR	1		
9DOPI/OPositive MIPI differential data input10GNDPGround11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeft/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38LED+PLED Anode <td>7</td> <td>GND</td> <td>Р</td> <td>Ground</td> <td></td>	7	GND	Р	Ground	
10GNDPGround11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeft/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38LED+PLED Anode	8	DON	I/O	Negative MIPI differential data input	
11DINI/ONegative MIPI differential data input12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeft/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection37NC-No connection36NC-No connection37NC	9	DOP	I/O	Positive MIPI differential data input	
12DIPI/OPositive MIPI differential data input13GNDPGround14D2NI/ONegative MIPI differential data input15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeft/Right display control, internally pull-up34U/DIU/D/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	10	GND	Р	Ground	
13CNDPGroundInitial sector14D2NI/ONegative MIPI differential data inputImage: sector	11	DIN	I/O	Negative MIPI differential data input	
14D2NI/ONegative MIPI differential data inputImage: constraint of the system	12	DIP	I/O	Positive MIPI differential data input	
15D2PI/OPositive MIPI differential data input16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection30GNDPGround31LED-PLED Cathode33L/RILef/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection	13	GND	Р	Ground	
16GNDPGround17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeff/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	14	D2N	I/O	Negative MIPI differential data input	
17DCLKNI/ONegative MIPI differential clock input18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode33L/RILef/Right display control, internally pull-up34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	15	D2P	I/O	Positive MIPI differential data input	
18DCLKPI/OPositive MIPI differential clock input19GNDPGround20D3NI/ONegative MIPI differential data input21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection	16	GND	Р	Ground	
19CNDPGroundImage: constraint of the state o	17	DCLKN	I/O	Negative MIPI differential clock input	
20D3NI/ONegative MIPI differential data inputImage: constraint of the second	18	DCLKP	I/O	Positive MIPI differential clock input	
21D3PI/OPositive MIPI differential data input22GNDPGround23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode33L/R1Left/Right display control, internally pull-up34U/D1Up/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	19	GND	Р	Ground	
22GNDPGroundImage: constraint of the system of t	20	D3N	I/O	Negative MIPI differential data input	
23NC-No connection24NC-No connection25GNDPGround26NC-No connection27NC-No connection28NC-No connection29NC-No connection30GNDPGround31LED-PGround32LED-PLED Cathode33L/RILeft/Right display control, internally pull-up Note 2Note 235NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	21	D3P	I/O	Positive MIPI differential data input	
24NC-No connectionImage: Noise of the second sec	22	GND	Р	Ground	
25GNDPGroundImage: Group of the system of the sy	23	NC	-	No connection	
26NC-No connectionImage: NC27NC-No connectionImage: NC28NC-No connectionImage: NC29NC-No connectionImage: NC30GNDPGroundImage: NC31LED-PLED CathodeImage: NC32LED-PLED CathodeImage: NC33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull downImage: NC35NC-No connectionImage: NC36NC-No connectionImage: NC37NC-No connectionImage: NC38NC-No connectionImage: NC39LED+PLED AnodeImage: NC	24	NC	-	No connection	
27NC-No connection	25	GND	Р	Ground	
28NC-No connection29NC-No connection30GNDPGround31LED-PLED Cathode32LED-PLED Cathode33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull downNote 235NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	26	NC	-	No connection	
29NC-No connectionImage: Nome of the system30GNDPGroundImage: SystemImage: System31LED-PLED CathodeImage: SystemImage: SystemImage: System32LED-PLED CathodeImage: SystemImage: SystemImage: SystemImage: System33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull downImage: SystemNote 235NC-No connectionImage: SystemImage: SystemImage: System36NC-No connectionImage: SystemImage: SystemImage: System37NC-No connectionImage: SystemImage: SystemImage: System38NC-No connectionImage: SystemImage: SystemImage: System39LED+PLED AnodeImage: SystemImage: SystemImage: System	27	NC	-	No connection	
30GNDPGroundGround31LED-PLED Cathode-32LED-PLED Cathode-33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull down-35NC-No connection-36NC-No connection-37NC-No connection-38NC-No connection-39LED+PLED Anode-	28	NC	-	No connection	
31LED-PLED Cathode132LED-PLED Cathode133L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull down135NC-No connection136NC-No connection137NC-No connection138NC-No connection139LED+PLED Anode1	29	NC	-	No connection	
32LED-PLED CathodeImage: constraint of the state of the s	30	GND	Р	Ground	
33L/RILeft/Right display control, internally pull-upNote 234U/DIUp/Down display control, internally pull downNote 235NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	31	LED-	Р	LED Cathode	
34U/DIUp/Down display control, internally pull downNote 235NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	32	LED-	Р	LED Cathode	
34U/DIUp/Down display control, internally pull down35NC-No connection36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	33	L/R	I	Left/Right display control, internally pull-up	Noto 2
36NC-No connection37NC-No connection38NC-No connection39LED+PLED Anode	34	U/D	I	Up/Down display control, internally pull down	note 2
37NC-No connection38NC-No connection39LED+PLED Anode	35	NC	-	No connection	
38NC-No connection39LED+PLED Anode	36	NC	-	No connection	
39 LED+ P LED Anode	37	NC	-	No connection	
	38	NC	-	No connection	
40 LED+ P LED Anode	39	LED+	Р	LED Anode	
	40	LED+	Р	LED Anode	

l: input, O: output, P: Power




Note 1: Recommended Reset circuit:



**Note 2:** U/D (Pin 34) is internally pull-down, and R/L (Pin 33) is internally pull-up. The default scanning direction is up to down, left to right.

SETTING OF SCAN CONTROL INPUT		SCANNING DIRECTION
U/D	L/R	
GND	VDD	Up to down, left to right
VDD	GND	Down to up, right to left
GND	GND	Up to down, right to left
VDD	VDD	Down to up, left to right

Definition of scanning direction, refer to the figure as below:





# **11. TIMING CHARACTERISTICS**

# **11.1** Input timing table

DE MODE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
DCLK frequency	fclk	40.8	51.2	67.2	MHz
(Frame rate 60Hz)			0.12		
Horizontal display area	thd		DCLK		
HSYNC period time	th	1114	1344	1400	DCLK
HSYNC blanking	thb+thfp	90	320	376	DCLK
Vertical display area	tvd		Н		
VSYNC period time	tv	610	635	800	Н
VSYNC blanking	tvb+tvfp	10	85	200	Н

#### HV MODE- Horizontal input timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Horizontal display area	thd		1024		DCLK
DCLK frequency (frame rate 60Hz)	fclk	44.9	51.2	63	MHz
1 Horizontal Line	th	1200	1344	1400	DCLK
HSYNC pulse width	thpw	1	70	140	DCLK
HSYNC blanking	thb	160	160	160	DCLK
HSYNC front porch	thfp	16	160	216	DCLK


#### HV MODE -Vertical input timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Vertical display area	tvd		600		Н
VSYNC period time	tv	624	635	750	Н
VSYNC pulse width	tvpw	1	10	20	Н
VSYNC back porch	tvb	23	23	23	Н
VSYNC front porch	t∨fp	1	12	127	Н




# 11.2 Input timing diagram

Horizontal input timing



#### Vertical input timing



#### **11.3 MIPI-DSI timings**


The MIPI display we are using is together with THS\_ZERO time. Unfortunately, Driver MIPI does not meet the minimum value allowed by the MIPI standard. If the THS\_ZERO time is in the lower range, the Driver may not initialize correctly. This results in "jumping" of the image.

For correct operation of the display, it is necessary to modify the THS\_ZERO parameter in the DSI-PHY controller. The default value of THS\_ZERO should be changed to a value of about 213 ns.



# **11.4** Low power transmitter AC characteristic


PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
15%~85% rising time and falling time		T <sub>rlp</sub> /T <sub>flp</sub>	-	-	25	
30%~85% rising tim	e and falling time	T <sub>reot</sub>	-	-	35	
	First LP EXOR clock pulse		40	-	-	ns
Pulse width of LP	after STOP state or LAST					
exclusive -OR	pulse before stop state	T <sub>LP-PULSE-TX</sub>				
clock	All other pulses		20		-	
Period of the LP EXOR clock		T <sub>LP-PER-TX</sub>	90	-	-	
Slew Rate @CLOAD	Slew Rate @CLOAD =0pF		30	-	500	
Slew Rate @CLOAD =5pF		δV /δt <sub>sp</sub>	30	-	200	mV/ns
Slew Rate @CLOAD =20pF		OV /OL <sub>SR</sub>	30	-	150	
Slew Rate @CLOAD =70pF			30	-	100	
Load Capacitance		T <sub>RLP</sub>	-	-	70	рF





# 11.5 High speed transmission


PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
UI instantaneous	UI <sub>INST</sub>	2	-	12.5	ns
Data to Clock Skew (measured at transmitter)	T <sub>skew(tx)</sub>	-0.15	-	0.15	
Data to Clock Setup time (Measured at receiver)	T <sub>SETUP(RX)</sub>	0.15	-	-	UI <sub>INST</sub>
Data to Clock Hold time (Measured at receiver)	T <sub>HOLD(RX)</sub>	0.15	-		
20%~80% rising time and falling time	T <sub>R</sub> ,T <sub>F</sub>	150	-	-	ps
	18,15	-	-	0.3	UI <sub>INST</sub>






# **11.6 High speed clock transmission**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	T <sub>CLK-POST</sub>	60+52UI	-	-	
Detection time that the clock has stopped toggling	T <sub>CLK-MISS</sub>	-	-	60	
Time to drive LP-00 to prepare for HS clock transmission	T <sub>CLK</sub> -prepare	38	-	95	ns
Minimum lead HS-0 drive period before starting clock	T <sub>CLK-PREPARE+</sub> T <sub>CLK-ZERO</sub>	300	-	-	
Time to enable Clock Lane receiver line termination measured from when Dn cross $V_{\text{IL,MAX}}$	T <sub>HS-TERM-EN</sub>	-	-	38	
Minimum time that the HS clock must be prior to any associated data lane beginning the transmission from LP to HS mode	T <sub>clk-pre</sub>	8	-	-	UI
Time to drive HS differential state after last payload clock bit of a HS transmission burst	T <sub>CLK-TRAIL</sub>	60	-	-	ns









## **12. INITIALIZATION CODE**

DCS\_Short\_Write\_NP(0x01); //Software Reset Delay (120); Generic\_Short\_Write\_1P(0xB2,0x70); //Set Channels 2LANE:0x50; 3LANE:0x60; 4LANE:0x70 Generic\_Short\_Write\_1P(0x80,0x4B); //Set Gamma voltage Generic\_Short\_Write\_1P(0x81,0xFF); //Set Gamma voltage Generic\_Short\_Write\_1P(0x82,0x1A); //Set Gamma voltage Generic\_Short\_Write\_1P(0x83,0x88); //Set Gamma voltage Generic\_Short\_Write\_1P(0x84,0x8F); //Set Gamma voltage Generic\_Short\_Write\_1P(0x85,0x35); //Set Gamma voltage Generic\_Short\_Write\_1P(0x86,0xB0); //Set Gamma voltage DCS\_Short\_Write\_NP(0x11); //Exit Sleep Mode Delay (120); DCS\_Short\_Write\_NP(0x29); //Display on; 0x28 is display off Delay (20);



# **13.INSPECTION**

Standard acceptance/rejection criteria for TFT module


### **13.1 Inspection condition**

Ambient conditions:

- Temperature: 25 ± 2°C
- Humidity: (60 ± 10) %RH
- Illumination: Single fluorescent lamp non-directive (300 to 700 lux)

Viewing distance: 35 ± 5cm between inspector bare eye and LCD.

Viewing Angle: U/D: 45°/45°, L/R: 45°/45°





# **13.2 Inspection standard**

ITEM	TEM CRITERION						
		Size = 7"					
Black spots, white spots,	× →	Average Diameter D ≤ 0.2 mm			Qualified Qty Ignored		
light leakage,	<	0.2 mm < D	≤ 0.3	mm	N≤3	N≤3	
Foreign Particle (round Type)	<u> </u>	0.5mm < D			Not	Not allowed	
	D=(x+y)/2 Spot's density: 10 mm	0.5mm < D					
	Width			Size = 7"			
		Length	I	Width		Qualified Qty	
LCD black spots, white spots,		-		W ≤ 0.0	5	Ignored	
light leakage (line Type)	Length	L ≤ 5.0		0.05 < W ≤	£ 0.1	3	
		5.0 < L		0.1 < W		Not allowed	
		Size	= 7"				
Bright/Dark	Item		Qualified Qty				
Dots	Bright dots		N≤2				
	Dark dots				N≤3		
	Total bright and da		N≤4				
	Average Diameter Qualified Qt			Otv			
	D < 0.2 mm			Ignored			
Clear spots	0.2 mm < D < 0.3	mm		4			
	0.3 mm < D < 0.5		2				
	0.5 mm < D		0				
		Size	e = 7"				
Polarizer	Average Diame	eter	Qualified Qty				
bubbles	D ≤ 0.2 mm			lgı	gnored		
	0.2 mm < D ≤ 0.5 mm		4				
	0.5 mm < D		0				
		Size≥5"					
Tauch papal	Average Diame	eter	Qualified Qty				
Touch panel	D < 0.25 mm	1	Ignored				
spot	0.25 mm < D < 0.5 mm		4				
	0.5 mm < D		0				
		Size	≥ 5"				
Touch panel	Length	Width	Qualified Qty			d Qty	
White line	-	W < 0.03	<b>U</b>		ored		
Scratch	L < 5.0	0.03 < W < 0					
	-	0.05 < W	0				



#### **14. RELIABILITY TEST**

NO.	TEST ITEM	TEST CONDITION			
1	High Temperature Storage	80°C/120 hours			
2	Low Temperature Storage	-30°C/120 hours			
3	High Temperature Operating	70 °C /120 hours			
4	Low Temperature Operating	-20°C/120 hours			
5	High Temperature and High Humidity	Humidity 40°C, 90%RH, 120Hrs			
		-20°C for 30min, 70°C for 30 min.			
6	Thermal Cycling Test (No operation)	100 cycles. Then test at room			
		temperature after 1 hour			
7	Vibration Test	Frequency: 10 ÷ 55 Hz. Stroke: 1.5 mm. Sweep: 10Hz ÷ 55Hz ÷ 10 Hz. 2 hours for each direction of X, Y, Z (Total 6 hours)			
8	Package Drop Test	Height: 60 cm 1 corner, 3 edges, 6 surfaces			
9	ESD Test	Air: ±2 kV, Human Body Mode,			
		100 pF /1500 Ω			

Note 1. Sample quantity for each test item is 5 ÷ 10 pcs.

**Note 2**. Before cosmetic and function test, the product must have enough recovery time, at least 2 hours at room temperature.



# **15.LEGAL INFORMATION**

CE marking is usually obligatory only for a complete end product. Riverdi display modules are semi-finished goods which are used as inputs to become part of the finished products.

Therefore, Riverdi display modules are not CE marked.

Riverdi grants the guarantee for the proper operation of the goods for a period of 12 months from the date of possession of the goods. If in a consequence of this guaranteed execution the customer has received the defects-free item as replacement for the defective item, the effectiveness period of this guarantee shall start anew from the moment the customer receives the defects-free item.

Information about device is the property of Riverdi and may be the subject of patents pending or granted. It is not allowed to copy or disclosed this document without prior written permission.

Riverdi endeavors to ensure that all contained information in this document is correct but does not accept liability for any error or omission. Riverdi products are in developing process and published information may be not up to date. Riverdi reserves the right to update and makes changes to Specifications or written material without prior notice at any time. It is important to check the current position with Riverdi.

Images and graphics used in this document are only for illustrative the purpose. All images and graphics are possible to be displayed on the range products of Riverdi, however the quality may vary. Riverdi is no liable to the buyer or to any third party for any indirect, incidental, special, consequential, punitive or exemplary damages (including without limitation lost profits, lost savings, or loss of business opportunity) relating to any product, service provided or to be provided by Riverdi, or the use or inability to use the same, even if Riverdi has been advised of the possibility of such damages.

Riverdi products are not fault tolerant nor designed, manufactured or intended for use or resale as on line control equipment in hazardous environments requiring fail–safe performance, such as in the operation of nuclear facilities, aircraft navigation or communication systems, air traffic control, direct life support machines or weapons systems in which the failure of the product could lead directly to death, personal injury or severe physical or environmental damage ('High-Risk Activities'). Riverdi and its suppliers specifically disclaim any expressed or implied warranty of fitness for High-Risk Activities. Using Riverdi products and devices in 'High-Risk Activities' and in any other application is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Riverdi from all damages, claims or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Riverdi intellectual property rights.



Hi, I am here to help you! If you have any additional questions, please contact our support via email: contact@riverdi.com

